#include <LLVMTCEIRBuilder.hh>

Inheritance diagram for llvm::LLVMTCEIRBuilder:

Collaboration diagram for llvm::LLVMTCEIRBuilder:

Public Member Functions
	LLVMTCEIRBuilder (const TargetMachine &tm, TTAMachine::Machine mach, InterPassData &ipd, AliasAnalysis AA, bool functionAtATime=false, bool modifyMF=false)

bool	writeMachineFunction (MachineFunction &mf)

virtual	~LLVMTCEIRBuilder ()

virtual bool	doInitialization (Module &m)

virtual bool	doFinalization (Module &m)

virtual void	emitSPInitialization ()

void	getAnalysisUsage (AnalysisUsage &AU) const

virtual StringRef	getPassName () const

void	setInnerLoopFinder (InnerLoopFinder *loopFinder)

Public Member Functions inherited from llvm::LLVMTCEBuilder
	LLVMTCEBuilder (char &ID)

	LLVMTCEBuilder (const TargetMachine &tm, TTAMachine::Machine *mach, char &ID, bool functionAtATime=false)

virtual	~LLVMTCEBuilder ()

TTAProgram::Program *	result ()

TTAProgram::Instruction *	firstInstructionOfBasicBlock (const llvm::BasicBlock *bb)

bool	isProgramUsingRestrictedPointers () const

virtual bool	isTTATarget () const

void	deleteDeadProcedures ()

void	setInitialStackPointerValue (unsigned value)

Static Public Attributes
static char	ID = -1

Static Public Attributes inherited from llvm::LLVMTCEBuilder
static char	ID = 0

Protected Member Functions
virtual unsigned	spDRegNum () const

virtual unsigned	raPortDRegNum () const

virtual TCEString	registerFileName (unsigned llvmRegNum) const

virtual int	registerIndex (unsigned llvmRegNum) const

virtual TCEString	operationName (const MachineInstr &mi) const

virtual TTAProgram::Terminal *	createFUTerminal (const MachineOperand &) const

virtual TTAProgram::Terminal *	createMBBReference (const MachineOperand &mo)

virtual TTAProgram::Terminal *	createSymbolReference (const TCEString &symbolName)

virtual void	createMoveNode (ProgramOperationPtr &po, std::shared_ptr< TTAProgram::Move > m, bool isDestination) override

Protected Member Functions inherited from llvm::LLVMTCEBuilder
bool	doInitialization (Module &M)

bool	runOnMachineFunction (MachineFunction &MF)

bool	doFinalization (Module &M)

bool	hasAmbiguousASpaceRefs (const TTAProgram::Instruction &instr) const

void	initDataSections ()

std::shared_ptr< TTAProgram::Move >	createMove (const MachineOperand &src, const MachineOperand &dst, TTAProgram::MoveGuard *guard)

const TargetMachine &	targetMachine () const

TCEString	registerName (unsigned llvmRegNum) const

std::string	mbbName (const MachineBasicBlock &mbb)

const TTAMachine::HWOperation &	getHWOperation (std::string opName)

TTAProgram::TerminalRegister *	createTerminalRegister (const std::string &rfName, int index)

TTAProgram::Terminal *	createTerminal (const MachineOperand &mo, int bitLimit=0)

std::shared_ptr< TTAProgram::Move >	createMove (TTAProgram::Terminal src, TTAProgram::Terminal dst, const TTAMachine::Bus &bus, TTAProgram::MoveGuard *guard=NULL)

void	emitConstantPool (const llvm::MachineConstantPool &cp)

virtual TTAProgram::Terminal *	createSymbolReference (const MachineOperand &mo)

virtual TTAProgram::Terminal *	createProgramOperationReference (const MachineOperand &mo)

TTAProgram::Instruction *	emitInstruction (const MachineInstr mi, TTAProgram::CodeSnippet proc)

virtual TTAProgram::Instruction *	emitMove (const MachineInstr mi, TTAProgram::CodeSnippet proc, bool conditional=false, bool trueGuard=true)

TTAProgram::Instruction *	emitInlineAsm (const MachineFunction &mf, const MachineInstr mi, TTAProgram::BasicBlock bb, TTAProgram::InstructionReferenceManager &irm)

void	fixProgramOperationReferences ()

void	addLabelForProgramOperation (TCEString label, ProgramOperationPtr po)

void	emitSPInitialization (TTAProgram::CodeSnippet &target)

void	clearFunctionBookkeeping ()

Private Member Functions
bool	isHotFunction (llvm::MachineFunction &mf) const

bool	isRealInstruction (const MachineInstr &instr) const

bool	hasRealInstructions (MachineBasicBlock::const_iterator i, const MachineBasicBlock &mbb)

void	convertProcedureToMachineFunction (const TTAProgram::Procedure &proc, llvm::MachineFunction &mf)

void	compileFast (ControlFlowGraph &cfg)

void	compileOptimized (ControlFlowGraph &cfg, llvm::AliasAnalysis *llvmAA)

bool	isExplicitReturn (const llvm::MachineInstr &mi) const

CopyingDelaySlotFiller &	delaySlotFiller ()

BBSchedulerController &	scheduler ()

ControlFlowGraph *	buildTCECFG (llvm::MachineFunction &mf)

void	markJumpTableDestinations (llvm::MachineFunction &mf, ControlFlowGraph &cfg)

void	fixJumpTableDestinations (llvm::MachineFunction &mf, ControlFlowGraph &cfg)

Private Attributes
InterPassData *	ipData_

std::set< TCEString >	allParamRegs_

DataDependenceGraphBuilder	ddgBuilder_

std::map< const MachineBasicBlock , BasicBlockNode >	bbMapping_

std::vector< std::vector< BasicBlockNode * > >	jumpTableRecord_

AliasAnalysis *	AA_

bool	modifyMF_

std::map< const MachineBasicBlock , BasicBlockNode >	skippedBBs_

bool	delaySlotFilling_

BBSchedulerController *	scheduler_

CopyingDelaySlotFiller *	dsf_

CycleLookBackSoftwareBypasser *	bypasser_

InnerLoopFinder *	loopFinder_

Additional Inherited Members
Static Protected Member Functions inherited from llvm::LLVMTCEBuilder
static bool	isInlineAsm (const MachineInstr &instr)

Protected Attributes inherited from llvm::LLVMTCEBuilder
std::map< std::string, TTAProgram::Instruction * >	codeLabels_
	Code labels. More...

TTAMachine::Machine *	mach_
	Machine for building the program. More...

const llvm::TargetMachine *	tm_
	Target machine description. More...

llvm::Mangler *	mang_
	Mangler for mangling label strings. More...

TTAProgram::Program *	prog_
	Current program being built. More...

std::set< std::string >	opset_
	The operations supported by the current target machine. More...

bool	functionAtATime_

PRegionMarkerAnalyzer *	pregions_

int	spillMoveCount_

unsigned	initialStackPointerValue_

MachineFrameInfo *	curFrameInfo_

LLVMTCECmdLineOptions *	options_ = nullptr
	The compiler options. More...

Detailed Description

Definition at line 60 of file LLVMTCEIRBuilder.hh.

Constructor & Destructor Documentation

◆ LLVMTCEIRBuilder()

llvm::LLVMTCEIRBuilder::LLVMTCEIRBuilder	(	const TargetMachine &	tm,
		TTAMachine::Machine *	mach,
		InterPassData &	ipd,
		AliasAnalysis *	AA,
		bool	functionAtATime = `false`,
		bool	modifyMF = `false`
	)

Definition at line 103 of file LLVMTCEIRBuilder.cc.

                    :
     LLVMTCEBuilder(tm, mach, ID, functionAtATime), ipData_(&ipd), 
     ddgBuilder_(ipd), AA_(AA), modifyMF_(modifyMF),
     scheduler_(NULL), dsf_(NULL),
     bypasser_(NULL), loopFinder_(NULL) {
     RegisterCopyAdder::findTempRegisters(*mach, ipd);
  
     if (functionAtATime_) {
         const TTAMachine::Machine::FunctionUnitNavigator fuNav =
             mach->functionUnitNavigator();
  
         // the supported operation set
         for (int i = 0; i < fuNav.count(); i++) {
             const TTAMachine::FunctionUnit& fu = *fuNav.item(i);
             for (int o = 0; o < fu.operationCount(); o++) {
                 opset_.insert(
                     StringTools::stringToLower(fu.operation(o)->name()));
             }
         }
  
     } 
     delaySlotFilling_ = !options_->disableDelaySlotFiller();
 }

References TTAMachine::Machine::Navigator< ComponentType >::count(), delaySlotFilling_, LLVMTCECmdLineOptions::disableDelaySlotFiller(), RegisterCopyAdder::findTempRegisters(), llvm::LLVMTCEBuilder::functionAtATime_, TTAMachine::Machine::functionUnitNavigator(), TTAMachine::Machine::Navigator< ComponentType >::item(), TTAMachine::HWOperation::name(), TTAMachine::FunctionUnit::operation(), TTAMachine::FunctionUnit::operationCount(), llvm::LLVMTCEBuilder::opset_, llvm::LLVMTCEBuilder::options_, and StringTools::stringToLower().

Here is the call graph for this function:

◆ ~LLVMTCEIRBuilder()

llvm::LLVMTCEIRBuilder::~LLVMTCEIRBuilder ( )

virtual

Definition at line 1285 of file LLVMTCEIRBuilder.cc.

                                     {
  
     LLVMTCECmdLineOptions* options = NULL;
     if (Application::cmdLineOptions() != NULL) {
         options = 
             dynamic_cast<LLVMTCECmdLineOptions*>(
                 Application::cmdLineOptions());
         if (options->isVerboseSwitchDefined()) {
 //            PostpassOperandSharer::printStats();
 //            CycleLookBackSoftwareBypasser::printStats();
         }
     }
  
     delete scheduler_;
     delete bypasser_;
     delete dsf_;
 }

References bypasser_, Application::cmdLineOptions(), dsf_, CmdLineOptions::isVerboseSwitchDefined(), options, and scheduler_.

Here is the call graph for this function:

Member Function Documentation

◆ buildTCECFG()

ControlFlowGraph * llvm::LLVMTCEIRBuilder::buildTCECFG ( llvm::MachineFunction & mf )

private

Definition at line 273 of file LLVMTCEIRBuilder.cc.

                                                      {
  
     SmallString<256> Buffer;
     mang_->getNameWithPrefix(Buffer, &mf.getFunction(), false);
     TCEString fnName(Buffer.c_str());
  
     ControlFlowGraph* cfg = new ControlFlowGraph(fnName, prog_);
  
     bbMapping_.clear();
     skippedBBs_.clear();
  
     // TODO: these maps/sets with pointer keys are possible source of
     // indeterminism.
     std::set<const MachineBasicBlock*> endingCallBBs;
     std::set<const MachineBasicBlock*> endingCondJumpBBs;
     std::set<const MachineBasicBlock*> endingUncondJumpBBs;
     std::set<const MachineBasicBlock*> endingInlineAsmBBs;
     std::map<const BasicBlockNode*, BasicBlockNode*> callSuccs;
     std::map<const BasicBlockNode*, const MachineBasicBlock*> condJumpSucc;
     std::map<const BasicBlockNode*, BasicBlockNode*> ftSuccs;
     // This holds BB -> inlineAsmBB mapping.
     std::map<const BasicBlockNode*, BasicBlockNode*> ftSuccsToInlineAsm;
     // This holds inlineAsmBB -> BB and inlineAsmBB -> inlineAsmBB mapping.
     std::map<const BasicBlockNode*, BasicBlockNode*> inlineAsmSuccs;
     std::set<const MachineBasicBlock*> emptyMBBs;
     std::set<const MachineBasicBlock*> hwloopMBBs;
     std::map<const BasicBlockNode*, bool> bbPredicates;
     ControlFlowGraph::NodeSet returningBBs;
  
     BasicBlockNode* entry = new BasicBlockNode(0, 0, true);
     cfg->addNode(*entry);
     bool firstInsOfProc = true;
  
     pregions_ = new PRegionMarkerAnalyzer(mf);
     hwloopMBBs.clear();
  
     // 1st loop create all BB's. do not fill them yet.
     for (MachineFunction::const_iterator i = mf.begin(); i != mf.end(); i++) {
         const MachineBasicBlock& mbb = *i;
         //TODO: what does the parameter do? start address?
         TTAProgram::BasicBlock* bb = new TTAProgram::BasicBlock(0);
  
         // this doesn't seem robust: it assumes _start is added to
         // the program first and the BBs added in their program
         // order
         bool firstBBofTheProgram = 
             !functionAtATime_ && prog_->procedureCount() == 1 && 
             cfg->nodeCount() == 1;
         // first BB of the program
         if (firstBBofTheProgram) {
             LLVMTCEBuilder::emitSPInitialization(*bb);
         }
         
         TCEString bbName = mbbName(mbb);
         BasicBlockNode* bbn = new BasicBlockNode(*bb);
         bbn->setBBOwnership(true);
  
         // if the basic block is detected as an inner loop basic block,
         // transform the info to the built TCE CFG
         if (loopFinder_ != NULL) {
             InnerLoopFinder::InnerLoopInfoIndex loopInfos =
                 loopFinder_->innerLoopInfo();
  
             InnerLoopFinder::InnerLoopInfoIndex::const_iterator loopInfoI = 
                 loopInfos.find(mbb.getBasicBlock());
             if (loopInfoI != loopInfos.end()) {
                 InnerLoopFinder::InnerLoopInfo loopInfo = 
                     (*loopInfoI).second;
                 bb->setInInnerLoop();
                 if (loopInfo.isTripCountKnown()) {               
                     bb->setTripCount(loopInfo.tripCount());
                 }
             } 
         }
         
         bool newMBB = true;
         bool newBB = true;
         unsigned realInstructionCount = 0;
         bool lastInstrWasInlineAsm = false;
  
         // 1st loop: create all BB's. Do not fill them with instructions.
         for (MachineBasicBlock::const_iterator j = mbb.begin();
              j != mbb.end(); j++) {
  
             if (!isRealInstruction(*j)) {
                 continue;
             }
  
             // Put all instances of inline asm blocks to own BB.
             // Split BB if there is instructions already added to BB.
             if (isInlineAsm(*j)) {
                 // TODO check if inline asm does not have any instructions?
                 // Split BB before the inline asm unless first instruction in
                 // BB.
                 if (realInstructionCount > 0 && !lastInstrWasInlineAsm) {
                     bb = new TTAProgram::BasicBlock(0);
                     BasicBlockNode* succBBN = new BasicBlockNode(*bb);
                     ftSuccsToInlineAsm[bbn] = succBBN;
                     bbn = succBBN;
                     newBB = true;
                 }
                 lastInstrWasInlineAsm = true;
             }
  
             if (newBB) {
                 realInstructionCount = 0;
                 newBB = false;
                 cfg->addNode(*bbn);
                 if (firstInsOfProc) {
                     ControlFlowEdge* edge = new ControlFlowEdge;
                     cfg->connectNodes(*entry, *bbn, *edge);
                     firstInsOfProc = false;
                 }
  
                 if (newMBB) {
                     newMBB = false;
                     bbMapping_[&(mbb)] = bbn;
                     for (std::set<const MachineBasicBlock*>::iterator k = 
                              emptyMBBs.begin(); k != emptyMBBs.end(); k++) {
                         skippedBBs_[*k] = bbn;
                     }
                     emptyMBBs.clear();
                 }
             }
             realInstructionCount++;
  
             // Put all instances of INLINEASM nodes to own BB.
             // This one "closes" inline asm BB and creates new BB for rest
             // of the instructions or next inline asm block.
             if (isInlineAsm(*j)) {
                 // New BB after inline asm.
                 MachineBasicBlock::const_iterator afterInlineAsm = j;
                 ++afterInlineAsm;
                 if (hasRealInstructions(afterInlineAsm, mbb)) {
                     bb = new TTAProgram::BasicBlock(0);
                     BasicBlockNode* succBBN = new BasicBlockNode(*bb);
                     inlineAsmSuccs[bbn] = succBBN;
                     bbn = succBBN;
                     newBB = true;
                 } else {
                     endingInlineAsmBBs.insert(&mbb);
                 }
                 continue;
             }
             lastInstrWasInlineAsm = false;
  
             if (j->getDesc().isCall() || isExplicitReturn(*j)) {
                 if (j->getDesc().isCall() && j->getOperand(0).isGlobal()) {
                     // If it's a direct call (not via function pointer),
                     // check that the called function is defined. At this
                     // point we should have a fully linked program.
                     const Function* callee = 
                         dyn_cast<Function>(j->getOperand(0).getGlobal());
                     assert(callee != NULL);
                     if (callee->size() == 0) {
                         TCEString errorMsg = 
                             "error: call to undefined function '";
                         errorMsg << callee->getName().str() << "'.";
                         throw CompileError(
                             __FILE__, __LINE__, __func__, errorMsg);
                     }
                 }
                 // if last ins of bb is call, no need to create new bb.
                 if (&(*j) == &(mbb.back())) {
                     endingCallBBs.insert(&(*i));
                 } else {
                     MachineBasicBlock::const_iterator afterCall = j;
                     ++afterCall;
                     if (!hasRealInstructions(afterCall, mbb)) {
                         endingCallBBs.insert(&(*i));
                     } else {
                         // create a new BB for code after the call
                         bb = new TTAProgram::BasicBlock(0);
                         BasicBlockNode* succBBN = new BasicBlockNode(*bb);
                         succBBN->setBBOwnership(true);
                         callSuccs[bbn] = succBBN;
                         bbn = succBBN;
                         newBB = true;
                     }
                 }
                 continue;
             }
             // also need to split BB on cond branch.
             // LLVM BB may contain 2 branches.
             if (j->getDesc().isBranch()) {
                 TCEString opName = operationName(*j);
                 bool pred = false;
                 if (j->getDesc().isConditionalBranch()) {
                     if (opName == "?jump") pred = true;
                     if (opName == "BNZ") pred = true;
                     if (opName == "BNZ1") pred = true;
                     // TODO: Should this not have BZ/BZ1?
                     if (opName == "BEQ") pred = true;
                     if (opName == "BNE") pred = true;
                     if (opName == "BGT") pred = true;
                     if (opName == "BGTU") pred = true;
                     if (opName == "BLT") pred = true;
                     if (opName == "BLTU") pred = true;
                     if (opName == "BLE") pred = true;
                     if (opName == "BLEU") pred = true;
                     if (opName == "BGE") pred = true;
                     if (opName == "BGEU") pred = true;
  
                     // TODO: what is the meaning of this?
                     if (opName.find("+") != std::string::npos) pred = true;
                     bbPredicates[bbn] = pred;
                     const MachineOperand& mo = j->getOperand(j->getNumOperands()-1);
                     assert(mo.isMBB());
                     condJumpSucc[bbn] = mo.getMBB();
  
                     if (&(*j) == &(mbb.back())) {
                         endingCondJumpBBs.insert(&(*i));
                     } else {
                         if (!hasRealInstructions(j, mbb)) {
                             endingCondJumpBBs.insert(&(*i));
                         } else {
                             // create a new BB for the code after the conditional branch.
                             // this should only contain one uncond jump.
                             bb = new TTAProgram::BasicBlock(0);
                             BasicBlockNode* succBBN = new BasicBlockNode(*bb);
                             succBBN->setBBOwnership(true);
                             ftSuccs[bbn] = succBBN;
                             bbn = succBBN;
                             newBB = true;
                         }
                     }
                 } else {
                     // has to be uncond jump, and last ins of bb.
                     if (&(*j) != &(mbb.back())) {
                         Application::logStream() << " not at the end of ";
                         if (j->getDesc().isBranch())
                             Application::logStream() << " is branch";
                         abortWithError("Jump was not last ins of BB.");
                     }
                     endingUncondJumpBBs.insert(&(*i));
                 }
                 continue;
             }
         } // for loop
         if (newMBB) {
             assert(newBB);
             emptyMBBs.insert(&mbb);
         }
         if (newBB) {
             assert(firstBBofTheProgram || bb->instructionCount() == 0);
             delete bbn;
         }
     }
  
     TTAProgram::InstructionReferenceManager* irm = NULL;
     if (functionAtATime_) {
         irm = new TTAProgram::InstructionReferenceManager();
     } else {
         irm = &prog_->instructionReferenceManager();
     }
  
     // 2nd loop: create all instructions inside BB's.
     // this can only come after the first loop so that BB's have
     // already been generated.
     for (MachineFunction::const_iterator i = mf.begin(); i != mf.end(); i++) {
         const MachineBasicBlock& mbb = *i;
         
         BasicBlockNode* bbn = NULL;
         std::map<const MachineBasicBlock*, BasicBlockNode*>::iterator
             bbMapIter = bbMapping_.find(&mbb);
         if (bbMapIter == bbMapping_.end()) {
             continue;
         } else {
             bbn = bbMapIter->second;
         }
         TTAProgram::BasicBlock* bb = &bbn->basicBlock();
  
         /* If this is non-empty, the ProgramOperation of the next 
            instruction should be indexed with the given label. */
         TCEString nextLabel = "";
         for (MachineBasicBlock::const_iterator j = mbb.begin();
              j != mbb.end(); j++) {
  
             if (!isTTATarget() && 
                 (operationName(*j) == "HBR_LABEL" ||
                  operationName(*j) == "PROLOG_LABEL")) {
  
                 /*
                   FIXME: this code fails when there are multiple labels
                   pointing to the same instruction. Only the last label
                   will be indexed. */
                 assert(nextLabel == "");
                 
                 nextLabel = j->getOperand(0).getMCSymbol()->getName().str();
                 continue;
             }
  
             if (isInlineAsm(*j)) {
                 if (AssocTools::containsKey(ftSuccsToInlineAsm, bbn)) {
                     bbn = ftSuccsToInlineAsm[bbn];
                     bb = &bbn->basicBlock();
                 }
                 emitInlineAsm(mf, &*j, bb, *irm);
                 bbn->setScheduled(true);
                 if (AssocTools::containsKey(inlineAsmSuccs, bbn)) {
                     bbn = inlineAsmSuccs[bbn];
                     bb = &bbn->basicBlock();
                 }
                 continue;
             }
  
             TTAProgram::Instruction* instr = NULL;
             instr = emitInstruction(&*j, bb);
  
             if (instr == NULL) {
                 continue;
             } 
  
             if (nextLabel != "") {
                 TTAProgram::TerminalFUPort& tpo =
                     dynamic_cast<TTAProgram::TerminalFUPort&>(
                         instr->move(0).destination());
                 addLabelForProgramOperation(nextLabel, tpo.programOperation());
                 nextLabel = "";
             }
             
             // basic blocks that contain return instruction will have jump
             // edge to exit node in cfg, not callpass edge.
             if (j->getDesc().isReturn()) {
                 returningBBs.insert(bbn);
             }
  
             // if a call or an explicit return instruction,
             // or an unconditional jump from inline asm, switch to the
             // next TCE bb (in callsucc chain) that was created in the
             // previous loop
             if ((j->getDesc().isCall() || isExplicitReturn(*j) ||
                  (!j->getDesc().isBranch() && instr->hasControlFlowMove())) &&
                 &(*j) != &(mbb.back())) {
                 if (operationName(*j) == "hwloop") {
                     if (j->getNextNode() != nullptr &&
                         !j->getNextNode()->isBranch()) {
                         mbb.dump();
                         assert(false && "HWLOOP is not terminator in BB");
                     }
                 }
                 if (!AssocTools::containsKey(callSuccs, bbn)) {
                     // the call ends the basic block, after this only at most
                     // "non real" instructions (such as debug metadata), which
                     // we can simply ignore
                     break;
                 }
                 bbn = callSuccs[bbn];
                 bb = &bbn->basicBlock();
             }
             
             // conditional jump or indirect jump that is not last ins splits 
             // a bb.
             if (j->getDesc().isBranch() && 
                 &(*j) != &(mbb.back())) {
                 bbn = ftSuccs[bbn];
                 bb = &bbn->basicBlock();
             }
             if (operationName(*j) == "hwloop") {
                 assert(mbb.succ_size() == 1 &&
                     "HWLoop pre-header should have one succ MBB");
  
                 // Validate loop pattern (one fall-through and one jump back).
                 auto loopBody = *mbb.succ_begin();
                 auto it = find(
                     loopBody->succ_begin(), loopBody->succ_end(), loopBody);
                 assert((loopBody->succ_size() == 2 &&
                      it != loopBody->succ_end()) &&
                     "HWLoop body should have one loop-back and exit edge");
  
                 hwloopMBBs.insert(*mbb.succ_begin());
                 continue;
             }
         }
  
         assert(bb->instructionCount() != 0);
     }
  
     // 3rd loop: create edges?
     for (MachineFunction::const_iterator i = mf.begin(); i != mf.end(); i++) {
         const MachineBasicBlock& mbb = *i;
  
         const BasicBlockNode* bbn = NULL;
         std::map<const MachineBasicBlock*,BasicBlockNode*>::iterator
             bbMapIter = bbMapping_.find(&mbb);
         if (bbMapIter == bbMapping_.end()) {
             continue;
         } else {
             bbn = bbMapIter->second;
         }
         
         // is last ins a call?
         bool callPass = AssocTools::containsKey(endingCallBBs, &mbb);
         bool ftPass = AssocTools::containsKey(endingCondJumpBBs, &mbb);
         bool hasUncondJump = 
             AssocTools::containsKey(endingUncondJumpBBs, &mbb);
         
         const MachineBasicBlock* jumpSucc = condJumpSucc[bbn];
         
         while (true) {
             std::map<const BasicBlockNode*, BasicBlockNode*>::iterator j =
                 callSuccs.find(bbn);
             std::map<const BasicBlockNode*, BasicBlockNode*>::iterator k =
                 ftSuccs.find(bbn);
             std::map<const BasicBlockNode*, BasicBlockNode*>::iterator l =
                 inlineAsmSuccs.find(bbn);
             std::map<const BasicBlockNode*, BasicBlockNode*>::iterator m =
                 ftSuccsToInlineAsm.find(bbn);
  
             // BB should not have 2+ fallthrough successors.
             assert(((j != callSuccs.end())
                 + (k != ftSuccs.end())
                 + (l != inlineAsmSuccs.end())
                 + (m != ftSuccsToInlineAsm.end())) < 2);
  
             if (j != callSuccs.end()) {
                 const BasicBlockNode* callSucc = j->second;
                 assert(callSucc != NULL);
                 ControlFlowEdge* cfe = new ControlFlowEdge(
                     ControlFlowEdge::CFLOW_EDGE_NORMAL, 
                     ControlFlowEdge::CFLOW_EDGE_CALL);
                 cfg->connectNodes(*bbn, *callSucc, *cfe);
                 bbn = callSucc;
                 jumpSucc = condJumpSucc[bbn];                
                 continue;
             }
             
             // BB has conditional jump which is not last ins.
             if (k != ftSuccs.end()) {
                 assert(jumpSucc != NULL);
                 assert(MapTools::containsKey(bbPredicates,bbn));
                 ControlFlowEdge* cfe = new ControlFlowEdge(
                     bbPredicates[bbn] == true ?
                     ControlFlowEdge::CFLOW_EDGE_TRUE:
                     ControlFlowEdge::CFLOW_EDGE_FALSE,
                     ControlFlowEdge::CFLOW_EDGE_JUMP);
                 if (MapTools::containsKey(bbMapping_, jumpSucc)) {
                     cfg->connectNodes(*bbn, *bbMapping_[jumpSucc], *cfe);
                 } else {
                     cfg->connectNodes(*bbn, *skippedBBs_[jumpSucc], *cfe);
                 }
                 
                 const BasicBlockNode* ftSucc = k->second;
                 assert(ftSucc != NULL);
                 cfe = new ControlFlowEdge(
                     bbPredicates[bbn] == true ?
                     ControlFlowEdge::CFLOW_EDGE_FALSE:
                     ControlFlowEdge::CFLOW_EDGE_TRUE,
                     ControlFlowEdge::CFLOW_EDGE_FALLTHROUGH);
                 cfg->connectNodes(*bbn, *ftSucc, *cfe);
                 bbn = ftSucc;
                 continue;
             }
  
             if (l != inlineAsmSuccs.end()) {
                 const BasicBlockNode* inlineAsmSucc = l->second;
                 assert(inlineAsmSucc);
                 ControlFlowEdge* cfe = new ControlFlowEdge(
                     ControlFlowEdge::CFLOW_EDGE_NORMAL,
                     ControlFlowEdge::CFLOW_EDGE_FALLTHROUGH);
                 cfg->connectNodes(*bbn, *inlineAsmSucc, *cfe);
                 bbn = inlineAsmSucc;
                 jumpSucc = condJumpSucc[bbn];
                 continue;
             }
  
             if (m != ftSuccsToInlineAsm.end()) {
                 const BasicBlockNode* inlineAsmPred = m->second;
                 assert(inlineAsmPred);
                 ControlFlowEdge* cfe = new ControlFlowEdge(
                     ControlFlowEdge::CFLOW_EDGE_NORMAL,
                     ControlFlowEdge::CFLOW_EDGE_FALLTHROUGH);
                 cfg->connectNodes(*bbn, *inlineAsmPred, *cfe);
                 bbn = inlineAsmPred;
                 jumpSucc = condJumpSucc[bbn];
                 continue;
             }
  
             break;
         }
  
         for (MachineBasicBlock::const_succ_iterator si = mbb.succ_begin();
              si != mbb.succ_end(); si++) {
             const MachineBasicBlock* succ = *si;
             
             BasicBlockNode* succBBN = NULL;
             std::map<const MachineBasicBlock*,BasicBlockNode*>::iterator 
                 bbMapIter = bbMapping_.find(succ);
             if (bbMapIter == bbMapping_.end()) {
                 succBBN = skippedBBs_[succ];
             } else {
                 succBBN = bbMapIter->second;
             }
             
             // TODO: type of the edge
             ControlFlowEdge* cfe = NULL;
             // if last ins of bb was call, cheyte call-pass edge.
             if (callPass) {
                 cfe = new ControlFlowEdge(
                     ControlFlowEdge::CFLOW_EDGE_NORMAL, 
                     ControlFlowEdge::CFLOW_EDGE_CALL);
             } else {
                 // do we have conditional jump?
                 if (jumpSucc != NULL) {
                     // fall-through is a pass to next mbb.
                     if (ftPass) {
                         assert(MapTools::containsKey(bbPredicates,bbn));
                         if (succ == jumpSucc) {
                             cfe = new ControlFlowEdge(
                                 bbPredicates[bbn] == true ?
                                 ControlFlowEdge::CFLOW_EDGE_TRUE:
                                 ControlFlowEdge::CFLOW_EDGE_FALSE,
                                 ControlFlowEdge::CFLOW_EDGE_JUMP);
                         } else {
                             cfe = new ControlFlowEdge(
                                 bbPredicates[bbn] == true ?
                                 ControlFlowEdge::CFLOW_EDGE_FALSE:
                                 ControlFlowEdge::CFLOW_EDGE_TRUE,
                                 ControlFlowEdge::CFLOW_EDGE_FALLTHROUGH);
                         }
                     } else {
                         // split a bb. ft edges created earlier.
                         // cond.jump edge also created earlier. 
                         // just needs to add the uncond jump edge.
                         
                         if (succ == jumpSucc) {
                             continue;
                         }                        
                         cfe = new ControlFlowEdge;
                     }
                 } else { // no conditional jump. ft to next bb.
                     // Insert hwloop jumps
                     if ((hwloopMBBs.find(&mbb) != hwloopMBBs.end()) &&
                         (&mbb == succ)) {
                         // Loop jump to same BB
                         cfe = new ControlFlowEdge(
                             ControlFlowEdge::CFLOW_EDGE_FALSE,
                             ControlFlowEdge::CFLOW_EDGE_JUMP);
                         succBBN->setHWLoop();
                     } else if (hasUncondJump) {
                         cfe = new ControlFlowEdge;
                     } else {
                         // no unconditional jump to next bb. limits bb
                         // reordering
                         cfe = new ControlFlowEdge(
                             ControlFlowEdge::CFLOW_EDGE_NORMAL,
                             ControlFlowEdge::CFLOW_EDGE_FALLTHROUGH);
                     }
                 }
             }
             cfg->connectNodes(*bbn, *succBBN, *cfe);
         }
     }
  
     cfg->setInstructionReferenceManager(*irm);
     // add back edge properties.
     cfg->detectBackEdges();
  
     /* Split BBs with calls inside. These can be produced 
        from expanding  the pseudo asm blocks. Currently at least 
        the call_global_[cd]tors expands to multiple calls to the
        global object constructors and destructors. */
     cfg->splitBasicBlocksWithCallsAndRefs();
     fixProgramOperationReferences();
     
     // create jumps to exit node
     cfg->addExit(returningBBs);
  
     delete pregions_;
     pregions_ = NULL;
     
     // add back edge properties.
     cfg->detectBackEdges();
     //cfg->writeToDotFile(fnName + ".cfg.dot");
     return cfg;
 }

References __func__, abortWithError, ControlFlowGraph::addExit(), llvm::LLVMTCEBuilder::addLabelForProgramOperation(), BoostGraph< GraphNode, GraphEdge >::addNode(), assert, BasicBlockNode::basicBlock(), bbMapping_, ControlFlowEdge::CFLOW_EDGE_CALL, ControlFlowEdge::CFLOW_EDGE_FALLTHROUGH, ControlFlowEdge::CFLOW_EDGE_FALSE, ControlFlowEdge::CFLOW_EDGE_JUMP, ControlFlowEdge::CFLOW_EDGE_NORMAL, ControlFlowEdge::CFLOW_EDGE_TRUE, BoostGraph< GraphNode, GraphEdge >::connectNodes(), MapTools::containsKey(), AssocTools::containsKey(), TTAProgram::Move::destination(), ControlFlowGraph::detectBackEdges(), llvm::LLVMTCEBuilder::emitInlineAsm(), llvm::LLVMTCEBuilder::emitInstruction(), llvm::LLVMTCEBuilder::emitSPInitialization(), llvm::LLVMTCEBuilder::fixProgramOperationReferences(), llvm::LLVMTCEBuilder::functionAtATime_, TTAProgram::Instruction::hasControlFlowMove(), hasRealInstructions(), InnerLoopFinder::innerLoopInfo(), TTAProgram::CodeSnippet::instructionCount(), TTAProgram::Program::instructionReferenceManager(), isExplicitReturn(), llvm::LLVMTCEBuilder::isInlineAsm(), isRealInstruction(), InnerLoopFinder::InnerLoopInfo::isTripCountKnown(), llvm::LLVMTCEBuilder::isTTATarget(), Application::logStream(), loopFinder_, llvm::LLVMTCEBuilder::mang_, llvm::LLVMTCEBuilder::mbbName(), TTAProgram::Instruction::move(), BoostGraph< GraphNode, GraphEdge >::nodeCount(), operationName(), llvm::LLVMTCEBuilder::pregions_, TTAProgram::Program::procedureCount(), llvm::LLVMTCEBuilder::prog_, TTAProgram::TerminalFUPort::programOperation(), BasicBlockNode::setBBOwnership(), BasicBlockNode::setHWLoop(), TTAProgram::BasicBlock::setInInnerLoop(), ControlFlowGraph::setInstructionReferenceManager(), BasicBlockNode::setScheduled(), TTAProgram::BasicBlock::setTripCount(), skippedBBs_, ControlFlowGraph::splitBasicBlocksWithCallsAndRefs(), and InnerLoopFinder::InnerLoopInfo::tripCount().

Referenced by writeMachineFunction().

Here is the call graph for this function:

◆ compileFast()

void llvm::LLVMTCEIRBuilder::compileFast ( ControlFlowGraph & cfg )

private

Definition at line 883 of file LLVMTCEIRBuilder.cc.

                                                    {
     SequentialScheduler sched(*ipData_);
     sched.handleControlFlowGraph(cfg, *mach_);
 }

References ControlFlowGraphPass::handleControlFlowGraph(), ipData_, and llvm::LLVMTCEBuilder::mach_.

Referenced by writeMachineFunction().

Here is the call graph for this function:

◆ compileOptimized()

void llvm::LLVMTCEIRBuilder::compileOptimized	(	ControlFlowGraph &	cfg,
		llvm::AliasAnalysis *	llvmAA
	)

private

Definition at line 911 of file LLVMTCEIRBuilder.cc.

                                {
  
     SimpleIfConverter ifConverter(*ipData_, *mach_);
     ifConverter.handleControlFlowGraph(cfg, *mach_);
     Peel2BBLoops peel2bbLoops(*ipData_, *mach_);
     peel2bbLoops.handleControlFlowGraph(cfg, *mach_);
  
 #if 0
     SchedulerCmdLineOptions* options =
         dynamic_cast<SchedulerCmdLineOptions*>(
             Application::cmdLineOptions());
 #endif
  
     // TODO: on trunk single bb loop(swp), last param true(rr, threading)
     DataDependenceGraph* ddg = ddgBuilder_.build(
         cfg,
         DataDependenceGraph::INTRA_BB_ANTIDEPS, *mach_,
         NULL, true, true, llvmAA);
  
     TCEString fnName = cfg.name();
 #ifdef WRITE_DDG_DOTS
     ddg->writeToDotFile(cfg.name() + "_ddg1.dot");
 #endif
     cfg.optimizeBBOrdering(true, cfg.instructionReferenceManager(), ddg);
  
     PreOptimizer preOpt(*ipData_);
     preOpt.handleCFGDDG(cfg, *ddg);
  
     cfg.optimizeBBOrdering(true, cfg.instructionReferenceManager(), ddg);
  
 #ifdef WRITE_DDG_DOTS
     ddg->writeToDotFile(cfg.name() + "_ddg2.dot");
 #endif
  
     if (!modifyMF_) {
         // BBReferences converted to Inst references
         // break LLVM->POM ->LLVM chain because we
         // need the BB refs to rebuild the LLVM CFG 
         cfg.convertBBRefsToInstRefs();
     }
  
     if (delaySlotFilling_)
         delaySlotFiller().initialize(cfg, *ddg, *mach_);
     scheduler().handleCFGDDG(cfg, ddg, *mach_ );
  
 #ifdef WRITE_CFG_DOTS
     fnName = cfg.name();
     cfg.writeToDotFile(fnName + "_cfg2.dot");
 #endif
 #ifdef WRITE_DDG_DOTS
     ddg->writeToDotFile(fnName + "_ddg3.dot");
 #endif
  
     if (!functionAtATime_) {
         // TODO: make DS filler work with FAAT
         // sched yield emitter does not work with the delay slot filler
  
         if (delaySlotFilling_) {
             delaySlotFiller().fillDelaySlots(cfg, *ddg, *mach_);
         } 
     }
  
 #ifdef WRITE_CFG_DOTS
     cfg.writeToDotFile(fnName + "_cfg3.dot");
 #endif
  
     PostpassOperandSharer ppos(*ipData_, cfg.instructionReferenceManager());
     ppos.handleControlFlowGraph(cfg, *mach_);
  
 #ifdef WRITE_DDG_DOTS
     ddg->writeToDotFile(fnName + "_ddg4.dot");
 #endif
  
 #ifdef WRITE_CFG_DOTS
     cfg.writeToDotFile(fnName + "_cfg4.dot");
 #endif
     delete ddg;    
 }

References DataDependenceGraphBuilder::build(), Application::cmdLineOptions(), ControlFlowGraph::convertBBRefsToInstRefs(), ddgBuilder_, delaySlotFiller(), delaySlotFilling_, CopyingDelaySlotFiller::fillDelaySlots(), llvm::LLVMTCEBuilder::functionAtATime_, PreOptimizer::handleCFGDDG(), BBSchedulerController::handleCFGDDG(), Peel2BBLoops::handleControlFlowGraph(), SimpleIfConverter::handleControlFlowGraph(), ControlFlowGraphPass::handleControlFlowGraph(), CopyingDelaySlotFiller::initialize(), ControlFlowGraph::instructionReferenceManager(), DataDependenceGraph::INTRA_BB_ANTIDEPS, ipData_, llvm::LLVMTCEBuilder::mach_, modifyMF_, BoostGraph< GraphNode, GraphEdge >::name(), ControlFlowGraph::optimizeBBOrdering(), options, scheduler(), and GraphBase< GraphNode, GraphEdge >::writeToDotFile().

Referenced by writeMachineFunction().

Here is the call graph for this function:

◆ convertProcedureToMachineFunction()

void llvm::LLVMTCEIRBuilder::convertProcedureToMachineFunction	(	const TTAProgram::Procedure &	proc,
		llvm::MachineFunction &	mf
	)

private

◆ createFUTerminal()

virtual TTAProgram::Terminal* llvm::LLVMTCEIRBuilder::createFUTerminal ( const MachineOperand & ) const

inlineprotectedvirtual

Reimplemented from llvm::LLVMTCEBuilder.

Definition at line 114 of file LLVMTCEIRBuilder.hh.

                                          {
             // no FU terminals in the RISC-style backend, always through GPRs
             return NULL; 
         }

◆ createMBBReference()

TTAProgram::Terminal * llvm::LLVMTCEIRBuilder::createMBBReference ( const MachineOperand & mo )

protectedvirtual

Reimplemented from llvm::LLVMTCEBuilder.

Definition at line 994 of file LLVMTCEIRBuilder.cc.

                                                              {
     if (mo.isBlockAddress()) {
         TTAProgram::BasicBlock* bb = NULL;
         const MachineBasicBlock* mbb = NULL;
  
         std::map<const MachineBasicBlock*, BasicBlockNode*>::iterator i =
             bbMapping_.begin();
         for (; i != bbMapping_.end(); ++i) {
             const MachineBasicBlock* mbbt = i->first;
             TTAProgram::BasicBlock& bbt = i->second->basicBlock();
             if (mbbt->getBasicBlock() == mo.getBlockAddress()->getBasicBlock()) {
                 if (bb != NULL) {
 #if 0
                     Application::logStream() 
                         << "LLVMTCEIRBuilder: found multiple potential BB references."
                         << std::endl;
                     Application::logStream() 
                         << "first: " << bb->toString() << std::endl;
                     Application::logStream()
                         << "another: " << bbt.toString() << std::endl;
 #endif
                     // in case the original BB is split to multiple machine BBs,
                     // refer to the first one in the chain because the original
                     // BB reference could not have referred to middle of an BB
                     if (mbbt->isSuccessor(mbb)) {
                         bb = &bbt;
                         mbb = mbbt;
                     }
                 } else {
                     bb = &bbt;
                     mbb = mbbt;
                 }
             } 
         }
  
         i = skippedBBs_.begin();
         for (; i != skippedBBs_.end(); ++i) {
             const MachineBasicBlock* mbbt = i->first;
             TTAProgram::BasicBlock& bbt = i->second->basicBlock();
             if (mbbt->getBasicBlock() == mo.getBlockAddress()->getBasicBlock()) {
                 assert (bb == NULL);
                 bb = &bbt;
             } 
         }
  
         if (bb == NULL) {
             Application::logStream() 
                 << "Could not find referred MBB matching the referred BB:"
                 << std::endl;
             assert (bb != NULL);
         }
         return new TTAProgram::TerminalBasicBlockReference(*bb);
     }
     MachineBasicBlock* mbb = mo.getMBB();
     std::map<const MachineBasicBlock*,BasicBlockNode*>::iterator i = 
         bbMapping_.find(mbb);
     
     if (i == bbMapping_.end()) {
         std::map<const MachineBasicBlock*, BasicBlockNode*>::iterator j = 
             skippedBBs_.find(mbb);
         if (j == skippedBBs_.end()) {
             assert(j != skippedBBs_.end());
         }
         return new TTAProgram::TerminalBasicBlockReference(
             j->second->basicBlock());
     }
  
     return new TTAProgram::TerminalBasicBlockReference(
         i->second->basicBlock());
 }

References assert, bbMapping_, Application::logStream(), skippedBBs_, and TTAProgram::CodeSnippet::toString().

Here is the call graph for this function:

◆ createMoveNode()

void llvm::LLVMTCEIRBuilder::createMoveNode	(	ProgramOperationPtr &	po,
		std::shared_ptr< TTAProgram::Move >	m,
		bool	isDestination
	)

overrideprotectedvirtual

Create MoveNode and attach it to TerminalFUs. The MoveNode will be owned by DDG.

Reimplemented from llvm::LLVMTCEBuilder.

Definition at line 1264 of file LLVMTCEIRBuilder.cc.

                         {
     MoveNode* mn = new MoveNode(m);
  
     if (isDestination) {
         po->addInputNode(*mn);
         mn->addDestinationOperationPtr(po);
         TTAProgram::TerminalFUPort& term =
             dynamic_cast<TTAProgram::TerminalFUPort&>(m->destination());
         term.setProgramOperation(po);
     } else {
         po->addOutputNode(*mn);
         mn->setSourceOperationPtr(po);
         TTAProgram::TerminalFUPort& term =
             dynamic_cast<TTAProgram::TerminalFUPort&>(m->source());
         term.setProgramOperation(po);
     }
 }

References MoveNode::addDestinationOperationPtr(), TTAProgram::Move::destination(), TTAProgram::TerminalFUPort::setProgramOperation(), MoveNode::setSourceOperationPtr(), and TTAProgram::Move::source().

Here is the call graph for this function:

◆ createSymbolReference()

TTAProgram::Terminal * llvm::LLVMTCEIRBuilder::createSymbolReference ( const TCEString & symbolName )

protectedvirtual

Reimplemented from llvm::LLVMTCEBuilder.

Definition at line 1066 of file LLVMTCEIRBuilder.cc.

                                                                    {
     return new TTAProgram::TerminalSymbolReference(symbolName);
 }

◆ delaySlotFiller()

CopyingDelaySlotFiller & llvm::LLVMTCEIRBuilder::delaySlotFiller ( )

private

Definition at line 904 of file LLVMTCEIRBuilder.cc.

                                   {
     if (dsf_ == NULL)
         dsf_ = new CopyingDelaySlotFiller;
     return *dsf_;    
 }

References dsf_.

Referenced by compileOptimized(), and scheduler().

◆ doFinalization()

bool llvm::LLVMTCEIRBuilder::doFinalization ( Module & m )

virtual

Definition at line 1124 of file LLVMTCEIRBuilder.cc.

                                           { 
  
     // Catch the exception here as throwing exceptions
     // through library boundaries is flaky. It crashes 
     // on x86-32 Linux at least. See:
     // https://bugs.launchpad.net/tce/+bug/894816
     EXIT_IF_THROWS(LLVMTCEBuilder::doFinalization(m));
     EXIT_IF_THROWS(prog_->convertSymbolRefsToInsRefs());
  
     // The Program can now have a bunch of unscheduled Procedures
     // created by the SchedYieldEmitter. Schedule them now.
     for (int p = 0; p < prog_->procedureCount(); ++p) {
         TTAProgram::Procedure& procedure = prog_->procedure(p);
         // assume all functions that were not in the original LLVM
         // module are new ones that need to be scheduled
         
         if (m.getFunction(procedure.name()) != NULL) continue;
         scheduler().handleProcedure(procedure, *mach_);
     }
     return false; 
 }

References TTAProgram::Program::convertSymbolRefsToInsRefs(), llvm::LLVMTCEBuilder::doFinalization(), EXIT_IF_THROWS, BBSchedulerController::handleProcedure(), llvm::LLVMTCEBuilder::mach_, TTAProgram::Procedure::name(), TTAProgram::Program::procedure(), TTAProgram::Program::procedureCount(), llvm::LLVMTCEBuilder::prog_, and scheduler().

Here is the call graph for this function:

◆ doInitialization()

bool llvm::LLVMTCEIRBuilder::doInitialization ( Module & m )

virtual

Definition at line 1118 of file LLVMTCEIRBuilder.cc.

                                             {
     LLVMTCEBuilder::doInitialization(m);
     return false;
 }

References llvm::LLVMTCEBuilder::doInitialization().

Referenced by llvm::LLVMTCEScheduler::runOnMachineFunction().

Here is the call graph for this function:

◆ emitSPInitialization()

virtual void llvm::LLVMTCEIRBuilder::emitSPInitialization ( )

inlinevirtual

Emit stack pointer initialization move to the begining of the program.

Reimplemented from llvm::LLVMTCEBuilder.

Definition at line 76 of file LLVMTCEIRBuilder.hh.

76 {}

◆ fixJumpTableDestinations()

void llvm::LLVMTCEIRBuilder::fixJumpTableDestinations	(	llvm::MachineFunction &	mf,
		ControlFlowGraph &	cfg
	)

private

Definition at line 1234 of file LLVMTCEIRBuilder.cc.

                            {
     
     llvm::MachineJumpTableInfo* jtInfo = mf.getJumpTableInfo();
     if (jtInfo == NULL) {
         return;
     }     
     for (unsigned int i = 0; i < jumpTableRecord_.size(); i++) {
         std::vector<BasicBlockNode*> nodes = jumpTableRecord_.at(i);
         std::vector<MachineBasicBlock*> oldTable = 
             jtInfo->getJumpTables().at(i).MBBs;
         for (unsigned int j = 0; j < nodes.size(); j++) {
             const BasicBlockNode* bbn = nodes.at(j);
             MachineBasicBlock* newMBB = &cfg.getMBB(mf, bbn->basicBlock());
             MachineBasicBlock* oldMBB = oldTable.at(j);
             jtInfo->ReplaceMBBInJumpTable(i, oldMBB, newMBB);
             // Slight cheating to force LLVM to emit machine basic block label
             // to avoid missing references from Jump Table Records to basic
             // blocks. TODO: Proper fix is needed.
             newMBB->setIsEHPad();
         }
     }
 }

References BasicBlockNode::basicBlock(), ControlFlowGraph::getMBB(), and jumpTableRecord_.

Referenced by writeMachineFunction().

Here is the call graph for this function:

◆ getAnalysisUsage()

void llvm::LLVMTCEIRBuilder::getAnalysisUsage ( AnalysisUsage & AU ) const

virtual

Reimplemented from llvm::LLVMTCEBuilder.

Definition at line 131 of file LLVMTCEIRBuilder.cc.

                                                           {
     LLVMTCEBuilder::getAnalysisUsage(AU);
 }

References llvm::LLVMTCEBuilder::getAnalysisUsage().

Here is the call graph for this function:

◆ getPassName()

virtual StringRef llvm::LLVMTCEIRBuilder::getPassName ( ) const

inlinevirtual

Definition at line 80 of file LLVMTCEIRBuilder.hh.

                                               {
             return "TCE: build TCE scheduler IR from MachineFunctions";
         }

◆ hasRealInstructions()

bool llvm::LLVMTCEIRBuilder::hasRealInstructions	(	MachineBasicBlock::const_iterator	i,
		const MachineBasicBlock &	mbb
	)

private

Definition at line 1106 of file LLVMTCEIRBuilder.cc.

                                   {
     for (; i != mbb.end(); i++) {
         if (isRealInstruction(*i)) {
             return true;
         }
     }
     return false;
 }

References isRealInstruction().

Referenced by buildTCECFG().

Here is the call graph for this function:

◆ isExplicitReturn()

bool llvm::LLVMTCEIRBuilder::isExplicitReturn ( const llvm::MachineInstr & mi ) const

private

Returns true in case the given MI is an explict return instruction generated from the pseudo assembly string ".return_to".

Definition at line 855 of file LLVMTCEIRBuilder.cc.

                                                                    {
  
     if (!mi.isInlineAsm()) return false;
     
     // Copied from LLVM's AsmPrinterInlineAsm.cpp. There doesn't
     // seem to be a cleaner way to get the inline assembly text
     // but this hack.
     unsigned numOperands = mi.getNumOperands();
  
     // Count the number of register definitions to find the asm string.
     unsigned numDefs = 0;
     for (; mi.getOperand(numDefs).isReg() && 
              mi.getOperand(numDefs).isDef();
          ++numDefs);
           
     TCEString asmStr = "";
     if (mi.isInlineAsm() && numDefs < numOperands &&
         mi.getOperand(numDefs).isSymbol()) {
         asmStr = mi.getOperand(numDefs).getSymbolName();
     }
     // The .return_to pseudo assembly is used in threading code
     // to switch execution to another thread when returning from
     // the current function. A very special case.
     return asmStr.startsWith(".return_to ") ||
         asmStr == ".longjmp";
 }

References TCEString::startsWith().

Referenced by buildTCECFG().

Here is the call graph for this function:

◆ isHotFunction()

bool llvm::LLVMTCEIRBuilder::isHotFunction ( llvm::MachineFunction & mf ) const

private

Returns false in case the given function should be compiled with fast settings without optimizations.

This looks into the tcecc –primary-functions function list if it's set. If not set, assumes all functions are "hot".

Definition at line 257 of file LLVMTCEIRBuilder.cc.

                                                              {
  
     if (options_ == NULL) return true;
  
     FunctionNameList* funcs = options_->primaryFunctions();
  
     if (funcs == NULL || funcs->size() == 0)
         return true;
  
     SmallString<256> Buffer;
     mang_->getNameWithPrefix(Buffer, &mf.getFunction(), false);
     TCEString fnName(Buffer.c_str());
     return AssocTools::containsKey(*funcs, fnName);
 }

References AssocTools::containsKey(), llvm::LLVMTCEBuilder::mang_, llvm::LLVMTCEBuilder::options_, and LLVMTCECmdLineOptions::primaryFunctions().

Referenced by writeMachineFunction().

Here is the call graph for this function:

◆ isRealInstruction()

bool llvm::LLVMTCEIRBuilder::isRealInstruction ( const MachineInstr & instr ) const

private

Definition at line 1071 of file LLVMTCEIRBuilder.cc.

                                                                    {
     const llvm::MCInstrDesc* opDesc = &instr.getDesc();
     if (opDesc->isReturn()) {
         return true;
     }
  
     // when the -g option turn on, this will come up opc with this, therefore
     // add this to ignore however, it is uncertain whether the debug "-g" will
     // generate more opc, need to verify
     if (opDesc->getOpcode() == TargetOpcode::DBG_VALUE) {
         return false;
     }   
  
     if (opDesc->getOpcode() == TargetOpcode::KILL) {
         return false;
     }
  
     std::string opName = operationName(instr);
  
     // Pseudo instrs or debug labels don't require any actual instructions.
     if (opName == "PSEUDO" || opName == "DEBUG_LABEL") {
         return false;
     }
  
     if (opName == "MOVE") {
         const MachineOperand& dst = instr.getOperand(0);
         const MachineOperand& src = instr.getOperand(1);
         if (dst.isReg() && src.isReg() && dst.getReg() == src.getReg()) {
             return false;
         }
     }
     return true;
 }

References operationName().

Referenced by buildTCECFG(), and hasRealInstructions().

Here is the call graph for this function:

◆ markJumpTableDestinations()

void llvm::LLVMTCEIRBuilder::markJumpTableDestinations	(	llvm::MachineFunction &	mf,
		ControlFlowGraph &	cfg
	)

private

Definition at line 1203 of file LLVMTCEIRBuilder.cc.

                        {
  
     llvm::MachineJumpTableInfo* jtInfo = mf.getJumpTableInfo();
     if (jtInfo == NULL || jtInfo->isEmpty()) {
         return;
     } 
  
     std::vector<llvm::MachineJumpTableEntry> entries = jtInfo->getJumpTables();
     jumpTableRecord_.clear();
     for (unsigned int i = 0; i < entries.size(); i++) {
         std::vector<BasicBlockNode*> nodes;
         jumpTableRecord_.push_back(nodes);
         std::vector<MachineBasicBlock*> blocks =
             entries.at(i).MBBs;
         for (unsigned j = 0; j < blocks.size(); j++) {
             MachineBasicBlock* mbb = blocks.at(j);
             BasicBlockNode* bbn = NULL;
             std::map<const MachineBasicBlock*, BasicBlockNode*>::iterator
                 bbMapIter = bbMapping_.find(mbb);
             assert(bbMapIter != bbMapping_.end() && 
                 "The Basic Block Node for Machine Basic Block is missing!");
             bbn = bbMapIter->second;
             jumpTableRecord_.at(i).push_back(bbn);
         }
     }
    
 }   

References assert, bbMapping_, and jumpTableRecord_.

Referenced by writeMachineFunction().

◆ operationName()

TCEString llvm::LLVMTCEIRBuilder::operationName ( const MachineInstr & mi ) const

protectedvirtual

Implements llvm::LLVMTCEBuilder.

Definition at line 1147 of file LLVMTCEIRBuilder.cc.

                                                             {
     if (dynamic_cast<const TCETargetMachine*>(&targetMachine()) 
         != NULL) {
         if (mi.getDesc().isReturn()) return "RET";
         return dynamic_cast<const TCETargetMachine&>(targetMachine())
             .operationName(mi.getDesc().getOpcode());
     } else {
         return targetMachine().getSubtargetImpl(
             mi.getParent()->getParent()->getFunction())->getInstrInfo()->
             getName(mi.getOpcode()).str();
     }
 }

References llvm::LLVMTCEBuilder::targetMachine().

Referenced by buildTCECFG(), and isRealInstruction().

Here is the call graph for this function:

◆ raPortDRegNum()

virtual unsigned llvm::LLVMTCEIRBuilder::raPortDRegNum ( ) const

inlineprotectedvirtual

Implements llvm::LLVMTCEBuilder.

Definition at line 96 of file LLVMTCEIRBuilder.hh.

                                                { 
             if (isTTATarget()) {
                 return dynamic_cast<const TCETargetMachine&>(
                     targetMachine()).raPortDRegNum(); 
             } else {
                 abortWithError("Unimplemented for non-TTA targets.");
             }
         }

References abortWithError, llvm::LLVMTCEBuilder::isTTATarget(), and llvm::LLVMTCEBuilder::targetMachine().

Here is the call graph for this function:

◆ registerFileName()

TCEString llvm::LLVMTCEIRBuilder::registerFileName ( unsigned llvmRegNum ) const

protectedvirtual

Implements llvm::LLVMTCEBuilder.

Definition at line 1161 of file LLVMTCEIRBuilder.cc.

                                                             { 
     if (isTTATarget()) {
         return dynamic_cast<const TCETargetMachine&>(
             targetMachine()).rfName(llvmRegNum); 
     } else {
         // LLVM does not support explicit register file info
         // at the moment, so we assume there's only one reg file
         // in the machine. Pick the first one that is not
         // a 1-bit reg file.
         const TTAMachine::Machine::RegisterFileNavigator rfNav =
             mach_->registerFileNavigator();
  
         for (int i = 0; i < rfNav.count(); i++) {
             const TTAMachine::RegisterFile& rf = *rfNav.item(i);
             if (rf.width() > 1) 
                 return rf.name();
         }
         abortWithError(
             TCEString("Unable to figure the RF for llvm reg num ") <<
             llvmRegNum);
         
     }
 }

References abortWithError, TTAMachine::Machine::Navigator< ComponentType >::count(), llvm::LLVMTCEBuilder::isTTATarget(), TTAMachine::Machine::Navigator< ComponentType >::item(), llvm::LLVMTCEBuilder::mach_, TTAMachine::Component::name(), TTAMachine::Machine::registerFileNavigator(), llvm::LLVMTCEBuilder::targetMachine(), and TTAMachine::BaseRegisterFile::width().

Here is the call graph for this function:

◆ registerIndex()

int llvm::LLVMTCEIRBuilder::registerIndex ( unsigned llvmRegNum ) const

protectedvirtual

Implements llvm::LLVMTCEBuilder.

Definition at line 1186 of file LLVMTCEIRBuilder.cc.

                                                          {
     if (isTTATarget()) {
         return dynamic_cast<const TCETargetMachine&>(
             targetMachine()).registerIndex(llvmRegNum); 
     } else {
         /* Assume for non-TTA targets the register index
            is the final and correct one and that there's only
            one register file. With TTA we have to do conversion 
            due to the multiple register files option which LLVM 
            does not support. */
         // LLVM index registers starting from 1, we start ours from 0
         // decrease index to avoid out of range error.
         return llvmRegNum - 1;
     }
 }

References llvm::LLVMTCEBuilder::isTTATarget(), and llvm::LLVMTCEBuilder::targetMachine().

Here is the call graph for this function:

◆ scheduler()

BBSchedulerController & llvm::LLVMTCEIRBuilder::scheduler ( )

private

Definition at line 889 of file LLVMTCEIRBuilder.cc.

                             {
     if (scheduler_ == NULL) {
         bypasser_ = new CycleLookBackSoftwareBypasser;
         // disabled for the LLVM->TCE->LLVM scheduling chain as
         // it crashes
         CopyingDelaySlotFiller* dsf = NULL;
         if (!modifyMF_ && delaySlotFilling_) 
             dsf = &delaySlotFiller();
         scheduler_ = 
             new BBSchedulerController(*mach_, *ipData_, bypasser_, dsf);
     } 
     return *scheduler_;
 }

References bypasser_, delaySlotFiller(), delaySlotFilling_, ipData_, llvm::LLVMTCEBuilder::mach_, modifyMF_, and scheduler_.

Referenced by compileOptimized(), and doFinalization().

Here is the call graph for this function:

◆ setInnerLoopFinder()

void llvm::LLVMTCEIRBuilder::setInnerLoopFinder ( InnerLoopFinder * loopFinder )

inline

Definition at line 84 of file LLVMTCEIRBuilder.hh.

84 {

85 loopFinder_ = loopFinder; }

References loopFinder_.

Referenced by LLVMBackend::compile().

◆ spDRegNum()

virtual unsigned llvm::LLVMTCEIRBuilder::spDRegNum ( ) const

inlineprotectedvirtual

Implements llvm::LLVMTCEBuilder.

Definition at line 90 of file LLVMTCEIRBuilder.hh.

                                            { 
             return dynamic_cast<const TCETargetMachine&>(
                 targetMachine()).spDRegNum(); 
         }

References llvm::LLVMTCEBuilder::targetMachine().

Here is the call graph for this function:

◆ writeMachineFunction()

bool llvm::LLVMTCEIRBuilder::writeMachineFunction ( MachineFunction & mf )

virtual

Writes machine function to POM.

Actually does things to MachineFunction which was supposed to be done in runOnMachineFunction, but which cannot be done during that, because MachineDCE is not ready yet at that time...

Reimplemented from llvm::LLVMTCEBuilder.

Definition at line 136 of file LLVMTCEIRBuilder.cc.

                                                           {
  
     if (tm_ == NULL)
         tm_ = &mf.getTarget();
  
     clearFunctionBookkeeping();
  
     curFrameInfo_ = &mf.getFrameInfo();
     assert(curFrameInfo_ != NULL);
  
     if (!functionAtATime_) {
         // ensure data sections have been initialized when compiling
         // the whole program at a time
         initDataSections();
         emitConstantPool(*mf.getConstantPool());    
     } else {
         mang_ = new llvm::Mangler();
     }
  
     // omit empty functions..
     if (mf.begin() == mf.end()) return true;   
  
     TTAMachine::AddressSpace* as = mach_->controlUnit()->addressSpace();
     
     SmallString<256> Buffer;
     mang_->getNameWithPrefix(Buffer, &mf.getFunction(), false);
     TCEString fnName(Buffer.c_str());
  
     TTAProgram::Procedure* procedure = 
         new TTAProgram::Procedure(fnName, *as);   
  
     if (!functionAtATime_) {
         prog_->addProcedure(procedure);
     } 
     
     TTAProgram::InstructionReferenceManager* irm = NULL;
     if (functionAtATime_) {
         irm = new TTAProgram::InstructionReferenceManager();
     } else {        
         irm = &prog_->instructionReferenceManager();
     }
  
     ControlFlowGraph* cfg = buildTCECFG(mf);
     cfg->setInstructionReferenceManager(*irm);
 #ifdef WRITE_CFG_DOTS
     cfg->writeToDotFile(fnName + "_cfg1.dot");
 #endif
  
     bool fastCompilation = options_ != NULL && options_->optLevel() == 0;
  
     markJumpTableDestinations(mf, *cfg);
  
     if (!mach_->controlUnit()->hasOperation("call")) {
         CallsToJumps ctj(*ipData_);
         ctj.handleControlFlowGraph(*cfg, *mach_);
     }
  
     if (fastCompilation || !isHotFunction(mf)) {
         verboseLog(TCEString("###      compiling (fast): ") + fnName);
         EXIT_IF_THROWS(compileFast(*cfg));
     } else {
         verboseLog(TCEString("### compiling (optimized): ") + fnName);
         AliasAnalysis* AA = NULL;
         if (!AA_) {
             // Called through LLVMBackend. We are actual module and 
             // can get previous pass analysis!
             AAResultsWrapperPass* AARWPass =
                 getAnalysisIfAvailable<AAResultsWrapperPass>();
             if (AARWPass)
                 AA = &AARWPass->getAAResults();
         } else {
             // Called through LLVMTCEScheduler. We are not registered
             // module in pass manager, so we do not have previous
             // pass analysis data, but LLVMTCEScheduler kindly
             // got them for us and passed through.        
             AA = AA_;
         }
         EXIT_IF_THROWS(compileOptimized(*cfg, AA));
     }
  
     if (!modifyMF_) {
         cfg->convertBBRefsToInstRefs();
     }
     cfg->copyToProcedure(*procedure, irm);
 #ifdef WRITE_CFG_DOTS
     cfg->writeToDotFile(fnName + "_cfg4.dot");
 #endif
     if (procedure->instructionCount() > 0) {
         codeLabels_[fnName] = &procedure->firstInstruction();
     }
  
     if (modifyMF_) {
         cfg->copyToLLVMMachineFunction(mf, irm); 
         fixJumpTableDestinations(mf, *cfg);               
         delete cfg;
         return true;
     }
  
     AbsoluteToRelativeJumps jumpConv(*ipData_);
     jumpConv.handleProcedure(*procedure, *mach_);
  
     if (Application::verboseLevel() > 0 && spillMoveCount_ > 0) {
         Application::logStream() 
             << "spill moves in " << 
             (std::string)(mf.getFunction().getName()) << ": "
             << spillMoveCount_ << std::endl;
     }
  
     delete cfg;
     if (functionAtATime_) delete irm;
     return false;
 }

Referenced by llvm::LLVMTCEScheduler::runOnMachineFunction().

Here is the call graph for this function:

Member Data Documentation

◆ AA_

AliasAnalysis* llvm::LLVMTCEIRBuilder::AA_

private

Definition at line 172 of file LLVMTCEIRBuilder.hh.

Referenced by writeMachineFunction().

◆ allParamRegs_

std::set<TCEString> llvm::LLVMTCEIRBuilder::allParamRegs_

private

Definition at line 163 of file LLVMTCEIRBuilder.hh.

◆ bbMapping_

std::map<const MachineBasicBlock*,BasicBlockNode*> llvm::LLVMTCEIRBuilder::bbMapping_

private

Definition at line 168 of file LLVMTCEIRBuilder.hh.

Referenced by buildTCECFG(), createMBBReference(), and markJumpTableDestinations().

◆ bypasser_

CycleLookBackSoftwareBypasser* llvm::LLVMTCEIRBuilder::bypasser_

private

Definition at line 183 of file LLVMTCEIRBuilder.hh.

Referenced by scheduler(), and ~LLVMTCEIRBuilder().

◆ ddgBuilder_

DataDependenceGraphBuilder llvm::LLVMTCEIRBuilder::ddgBuilder_

private

Definition at line 166 of file LLVMTCEIRBuilder.hh.

Referenced by compileOptimized().

◆ delaySlotFilling_

bool llvm::LLVMTCEIRBuilder::delaySlotFilling_

private

Definition at line 179 of file LLVMTCEIRBuilder.hh.

Referenced by compileOptimized(), LLVMTCEIRBuilder(), and scheduler().

◆ dsf_

CopyingDelaySlotFiller* llvm::LLVMTCEIRBuilder::dsf_

private

Definition at line 182 of file LLVMTCEIRBuilder.hh.

Referenced by delaySlotFiller(), and ~LLVMTCEIRBuilder().

◆ ID

char llvm::LLVMTCEIRBuilder::ID = -1

static

Definition at line 62 of file LLVMTCEIRBuilder.hh.

◆ ipData_

InterPassData* llvm::LLVMTCEIRBuilder::ipData_

private

Definition at line 161 of file LLVMTCEIRBuilder.hh.

Referenced by compileFast(), compileOptimized(), scheduler(), and writeMachineFunction().

◆ jumpTableRecord_

std::vector<std::vector<BasicBlockNode*> > llvm::LLVMTCEIRBuilder::jumpTableRecord_

private

Definition at line 170 of file LLVMTCEIRBuilder.hh.

Referenced by fixJumpTableDestinations(), and markJumpTableDestinations().

◆ loopFinder_

InnerLoopFinder* llvm::LLVMTCEIRBuilder::loopFinder_

private

Definition at line 185 of file LLVMTCEIRBuilder.hh.

Referenced by buildTCECFG(), and setInnerLoopFinder().

◆ modifyMF_

bool llvm::LLVMTCEIRBuilder::modifyMF_

private

Definition at line 175 of file LLVMTCEIRBuilder.hh.

Referenced by compileOptimized(), scheduler(), and writeMachineFunction().

◆ scheduler_

BBSchedulerController* llvm::LLVMTCEIRBuilder::scheduler_

private

Definition at line 181 of file LLVMTCEIRBuilder.hh.

Referenced by scheduler(), and ~LLVMTCEIRBuilder().

◆ skippedBBs_

std::map<const MachineBasicBlock*, BasicBlockNode*> llvm::LLVMTCEIRBuilder::skippedBBs_

private

Definition at line 177 of file LLVMTCEIRBuilder.hh.

Referenced by buildTCECFG(), and createMBBReference().

The documentation for this class was generated from the following files:

Public Member Functions

Static Public Attributes

Protected Member Functions

Private Member Functions

Private Attributes

Additional Inherited Members

Detailed Description

Constructor & Destructor Documentation

◆ LLVMTCEIRBuilder()

◆ ~LLVMTCEIRBuilder()

Member Function Documentation

◆ buildTCECFG()

◆ compileFast()

◆ compileOptimized()

◆ convertProcedureToMachineFunction()

◆ createFUTerminal()

◆ createMBBReference()

◆ createMoveNode()

◆ createSymbolReference()

◆ delaySlotFiller()

◆ doFinalization()

◆ doInitialization()

◆ emitSPInitialization()

◆ fixJumpTableDestinations()

◆ getAnalysisUsage()

◆ getPassName()

◆ hasRealInstructions()

◆ isExplicitReturn()

◆ isHotFunction()

◆ isRealInstruction()

◆ markJumpTableDestinations()

◆ operationName()

◆ raPortDRegNum()

◆ registerFileName()

◆ registerIndex()

◆ scheduler()

◆ setInnerLoopFinder()

◆ spDRegNum()

◆ writeMachineFunction()

Member Data Documentation

◆ AA_

◆ allParamRegs_

◆ bbMapping_

◆ bypasser_

◆ ddgBuilder_

◆ delaySlotFilling_

◆ dsf_

◆ ID

◆ ipData_

◆ jumpTableRecord_

◆ loopFinder_

◆ modifyMF_

◆ scheduler_

◆ skippedBBs_