OpenASIP  2.0
tce_systemc.hh
Go to the documentation of this file.
1 /*
2  Copyright (c) 2002-2010 Tampere University.
3 
4  This file is part of TTA-Based Codesign Environment (TCE).
5 
6  Permission is hereby granted, free of charge, to any person obtaining a
7  copy of this software and associated documentation files (the "Software"),
8  to deal in the Software without restriction, including without limitation
9  the rights to use, copy, modify, merge, publish, distribute, sublicense,
10  and/or sell copies of the Software, and to permit persons to whom the
11  Software is furnished to do so, subject to the following conditions:
12 
13  The above copyright notice and this permission notice shall be included in
14  all copies or substantial portions of the Software.
15 
16  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19  THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21  FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22  DEALINGS IN THE SOFTWARE.
23  */
24 /**
25  * @file tce_systemc.hh
26  *
27  * Wrappers and utilities for connecting TTA core simulation models to
28  * SystemC simulations.
29  *
30  * @author Pekka Jääskeläinen 2010 (pjaaskel-no.spam-cs.tut.fi)
31  */
32 
33 #ifndef TCE_SYSTEMC_HH
34 #define TCE_SYSTEMC_HH
35 
36 #include <stdint.h>
37 #include <systemc.h>
38 #include <Operation.hh>
41 #include <ExecutingOperation.hh>
42 #include <SimValue.hh>
43 
44 /**
45  * A sc_module wrapper for the whole TTA core simulation model.
46  *
47  * This model is sentive to clock signal. Propagates the clock signal
48  * internally to other clocked datapath models (mainly FU models).
49  */
50 class TTACore : public sc_module, public SimpleSimulatorFrontend {
51 public:
52  sc_in<bool> clock;
53  sc_in<bool> global_lock;
54 
56 
58  sc_module_name name, std::string machineFile,
59  std::string programFile) :
60  sc_module(name),
61  SimpleSimulatorFrontend(machineFile, programFile, false, true) {
62  SC_METHOD(step);
63  sensitive << clock.pos();
64  lockCycles_ = 0;
66  }
67 
68  // number of cycles the tta has been locked during the simulation
69  uint64_t lockCycles() const { return lockCycles_; }
70  // number of instructions executed
71  uint64_t instructionCycles() const { return instructionCycles_; }
72 private:
73  void step() {
74  if (!global_lock) {
77  } else {
78  ++lockCycles_;
79  }
80  }
82  uint64_t lockCycles_;
83 };
84 
85 /**
86  * Macros used to override FU operation simulation behavior.
87  */
88 
89 #define TCE_SC_OPERATION_SIMULATOR(__CLASS__) \
90  struct __CLASS__ : public DetailedOperationSimulator, public sc_module
91 
92 #define TCE_SC_OPERATION_SIMULATOR_CTOR(__CLASS__) \
93  SC_HAS_PROCESS(__CLASS__); \
94  __CLASS__(sc_module_name name) : sc_module(name)
95 
96 #define TCE_SC_SIMULATE_STAGE \
97  bool simulateStage(ExecutingOperation& __eop)
98 
99 #define TCE_SC_SIMULATE_CYCLE_START \
100  void simulateCycleStart()
101 
102 
103 #define TCE_SC_OPNAME \
104  (__eop.operation().name())
105 
106 #define TCE_SC_OPSTAGE \
107  (__eop.stage())
108 
109 #define TCE_SC_OPERATION \
110  __eop.operation()
111 
112 #define TCE_SC_INT(OPERAND) (__eop.io(OPERAND).intValue())
113 #define TCE_SC_UINT(OPERAND)(__eop.io(OPERAND).unsignedValue())
114 #define TCE_SC_FLT(OPERAND) (__eop.io(OPERAND).floatWordValue())
115 #define TCE_SC_DBL(OPERAND) (__eop.io(OPERAND).doubleWordValue())
116 #define TCE_SC_OUTPUT(OPERAND) (__eop.io(OPERAND))
117 #define TCE_SC_FUPORT_BWIDTH(OPERAND) (__eop.io(OPERAND).width())
118 
119 #endif
TTACore::lockCycles_
uint64_t lockCycles_
Definition: tce_systemc.hh:82
TTACore::step
void step()
Definition: tce_systemc.hh:73
DetailedOperationSimulator.hh
TTACore::lockCycles
uint64_t lockCycles() const
Definition: tce_systemc.hh:69
TTACore::instructionCycles_
uint64_t instructionCycles_
Definition: tce_systemc.hh:81
SimpleSimulatorFrontend.hh
TTACore::clock
sc_in< bool > clock
Definition: tce_systemc.hh:52
SimpleSimulatorFrontend
Definition: SimpleSimulatorFrontend.hh:58
Operation.hh
TTACore
Definition: tce_systemc.hh:50
TTACore::instructionCycles
uint64_t instructionCycles() const
Definition: tce_systemc.hh:71
TTACore::SC_HAS_PROCESS
SC_HAS_PROCESS(TTACore)
ExecutingOperation.hh
false
find Finds info of the inner loops in the false
Definition: InnerLoopFinder.cc:81
SimValue.hh
TTACore::global_lock
sc_in< bool > global_lock
Definition: tce_systemc.hh:53
SimpleSimulatorFrontend::step
void step()
Definition: SimpleSimulatorFrontend.cc:105
TTACore::TTACore
TTACore(sc_module_name name, std::string machineFile, std::string programFile)
Definition: tce_systemc.hh:57